Implementation of a DPU-Based Intelligent Thermal Imaging Hardware Accelerator on FPGA

نویسندگان

چکیده

Thermal imaging has many applications that all leverage from the heat map can be constructed using this type of imaging. It used in Internet Things (IoT) to detect features surroundings. In such a case, Deep Neural Networks (DNNs) carry out visual analysis tasks which provide system with capacity make decisions. However, due their huge computational cost, networks are recommended exploit custom hardware platforms accelerate inference as well reduce overall energy consumption system. work, an adaptive is proposed, intelligently configure itself based on battery level. Besides achieving maximum speed increase equals 6.38×, proposed achieves significant reduced by 97.81% compared conventional general-purpose CPU.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Three-Dimensional Ultrasound Imaging Utilizing Hardware Accelerator Based on FPGA

We have developed a 3D ultrasound imaging system involving computations for use in medical diagnostic applications [1,2]. This system enables us to observe 3D images of moving objects for each transmission. Therefore, we can acquire a 3D image sequence at a high frame rate. Fig. 1 shows a 3D image reconstructed by our 3D ultrasound imaging system. In the pork block, a needle is inserted as a ma...

متن کامل

FPGA Implementation of a Maze Routing Accelerator

This paper describes the implementation of the L3 maze routing accelerator in an FPGA. L3 supports fast single-layer and multi-layer routing, preferential routing, and rip-up-and-reroute. A 16 X 16 single-layer and 4 X 4 multi-layer router that can handle 2-16 layers have been implemented in a low-end Xilinx XC2S300E FPGA. Larger arrays are currently under construction.

متن کامل

FPGA-based Hardware Implementation of Compact AES Encryption Hardware Core

Most of current embedded applications need AES algorithm implementations of small size and low power consumption to assure safe information conveyance. In this article, we present the implementation of a compact ASE hardware encryption core that is suitable for resource-limited applications based on FPGA technology. The core has 8-bit data path structure and supports encryption with 128-bit key...

متن کامل

Hardware Implementation of AES Encryption Algorithm Based on FPGA

With the development of society, the information industry has attracted more and more attention by the state. Since the emergence of prism doors, it has made countries pay great attention to the direction of information security. The question about how to protect information security has become an increasingly concerned issue. This paper introduces a widely used algorithm based on FPGA of symme...

متن کامل

A High Performance FPGA-Based Accelerator for BLAS Library Implementation

This paper describes the implementation and the performance analysis of a hardware accelerator for the BLAS library matrix multiplication operation. This accelerator is based on a dual-FPGA board and on an implementation BLAS software library making use of the FPGA-based hardware. In order to evaluate the performance of such a system, we implemented the matrix multiplication operation (BLAS “dg...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Electronics

سال: 2021

ISSN: ['2079-9292']

DOI: https://doi.org/10.3390/electronics11010105